Intermittently running AC motor

Shih-Ping Hu

Department of Civil engineering Hungkuo Delin University of Technology New Taipei City, Taiwan, Republic of China hushihping@yahoo.com.tw

Abstract--In today's developed industry and commerce, the time and sequence required for each production process must be precisely controlled for manufactures of industrial products, otherwise all productions will fail. There are some examples for this rule. Biochemical pharmaceutical factories need precisely to control the operation time of the robot arm motor required for each procedure so that the grasping amount of each medicine is just right, so that the medicine can exert the best effect. Automatic factories use robotic arms to assemble car parts. The engineer adjusts the intermittent frequency of the intermittent operation motor according to the assembly time that is required for different parts to ensure smooth assembly and quality maintenance. Engineers adjust the frequency of intermittently running motors in the sequence control of the chemical plant to meet these needs of the production process. Engineers adjust the intermittently frequency of running motors according to these needs of different forging procedures in the operation of the chain steel plant. This approach allows each forging operation to completely improve the quality of the finished steel product, so that it can be sold at a good price in the market. There are so many applications for intermittently running motor.

Keywords—robot arms, sequence control, forging procedures, chain steel plant

I. Introduction:

The paper can be divided into four parts. The first part is the generation of digital pulse. This part is composed of a function generator and a 555 astable multistage oscillator (only one of these two is used in actual operation). If the required frequency of the pulse wave is f=1 Hz, then we can use the 555 oscillator. If the required frequency of the pulse wave is not equal to 1 Hz, then we use a function generator instead. The second part is the modulus 16 synchronous counter and its display device. The third part is the intermittent operation control system (The system is paralleled from the modulus 16 synchronous counter). The fourth part is the AC motor system (The system is composed of operational amplifiers, relays, diodes, npn type BJT transistors and AC motors).

II. Literature review:

For related research on "Intermittently running AC motors", here are some papers as examples. In literature [1], professor Dai Zhengfang researched and designed "Design of stepping motor high speed operation control circuit". The advantage of this design is to apply the design for the motor that needs the special application in industry. The disadvantage of this design is that if the industrial application level changes, then it must be redesigned. In literature [2], Mr. Li Hongkun researched and designed "AC motor starter and control device". The advantage of this design is that all analog electronic components are used for the simple structure and the low cost. The disadvantage of this design is that it cannot precisely control and adjust

the starting time of the motor. In literature [3], professor Zhuang Yongyan researched and designed "Combined characteristics of AC motor and frequency inverter". The speed of the AC motor depends entirely on the frequency. The advantage of this paper is that it can be applied to special medical engineering. The disadvantage of this paper is that the AC motor must be equipped with a feedback system to meet the stability requirements. In literature [4], Mr. Xu Maolin researched "AC motor (asynchronous motor)". The advantage of this paper is that the speed of the motor can be changed according to engineering needs of different stages. The disadvantage of this paper is that there will be a time delay in the conversion between different speeds. This disadvantage of this paper is not small. In literature [5], Mr. Xu Maolin researched "AC motor-synchronous motor". The advantage of this paper is that the motor can change the speed and rotation direction according to different stages of engineering application. When the motor speed changes, then the time delay is minimal and can be ignored.

III. Explanation of principle:

(1) The electronic components used in this paper are as follows: $\$ AC motor (110V,1/4hp) $\$ logic IC 74LS191*1, 74LS32*1, 74LS83*1, 74LS11*1, 74LS47*1,74LS20*1,74LS76*1 $\$ analog IC 555*1, $\$ operation amplifier μ A741*1 $\$ npn type BJT transistor $\$ common anode 7-segment display $\$ LED light *5 $\$ resistance (1/4W): 200 Ω *15, 6.7K Ω *2, 500 Ω *2, 5K Ω *1, 15K Ω *1, 1K Ω *1 $\$ capacitance (50W): 0.01 μ F*1, 100 μ F*1 $\$ diode (number: IN4001)*1, $\$ relay (number: TRD-12VDC-SB -CL) (12volt)*1.

- (2) The wiring diagram of this paper is shown in Fig.1~Fig.4. Figure 1 is a schematic diagram of the overall architecture of this paper. Figure 2 is a detailed wiring diagram of the modulus 16 synchronous counter. Figure 3 is the operation diagram of the 555 oscillator. Figure 4 is a detailed wiring diagram of the intermittent operation control system.
- (3) "SW1" in figure 1 represents the switch between the function generator and the 555 astable multistage oscillator. If the frequency of the digital pulse is f=1Hz, then the best choice is the 555 oscillator. The stability of the pulse wave of the 555 oscillator is better. At this time, the running time and stopping time of the AC motor are both 8 seconds. In the other words, the sum of each running and stopping time is 16 seconds (This is definition of modulus 16). If the intermittent operation time of the AC motor is not 8 seconds in actual application, then the "SW1" switch will be transfer to the function generator. At the same time, the frequency value can be adjusted according to actual needs. The conversion principle of this part will be explained later.
- (4) The digital output Q₃Q₂Q₁Q₀₍₂₎ is connected in parallel to 2-bit common anode 7- segment LED display and intermittent operation control system as shown in figure 1. In this way, it can precisely check whether the intermittent movement starts on time and closes on time or not.



Fig.1 The schematic diagram of the overall system configuration



Fig.2 The detailed wiring diagram of mode 16 synchronous counter



Fig.3a The current path for the first charging





Fig.3c The current path for the second charging

Fig.3d The output pulse of the 555 oscillator

Fig.3 The operation of the 555 oscillator



Fig.4 The detailed wiring diagram of the control system for intermittently running

IV. The principle of 555 astable multistage oscillator

- (1) In figure 3a, the broken line represents the trajectory of the current through the 555 oscillator during the first charging process. The current starts from point e and goes through points a, b, c, d and finally flows to point g (grounding) (e→ a→ b→ c→ d→ g). There are two paths for current to choose at point a. Because the internal resistance of the diode R_D=5Ω is much smaller than R_F=7.2KΩ, therefore the current must flow through the low resistance route (e→ a→ b→ c→ d→ g) and not flow through the high resistance route (e→ a→ d→ g). At this time, the output voltage (V₃=V_{out}) of the 555 oscillator is DC bia voltage V_{CC} (V_{out}= V₃ = V_{CC}= 5V) (high potential /). Because figure 3a is the first charging, therefore its charging time t₀ is transient.
- (2) In figure 3b, the broken line represents the trajectory of the current through all discharging processes. The current starts from point g. The cb route is closed due to the backstop effect of the diode at point g, so the current has only one choice. The current passes through the R_F resistance and then enters the 555 oscillator from pin 7 (g \rightarrow d \rightarrow a \rightarrow 7) (here "7" refers to the 7th pin of 555 oscillator). At this time, the output voltage V₃ (V_{out}) of the 555 oscillator is low potential " ϕ ". The time required for all discharging processes is all the same as t₁(second).
- (3) According to the discharging route $(g \rightarrow d \rightarrow a \rightarrow 7)$ in figure 3b. The time t_1 required for the discharging is calculated as following.

 $t_1 = R_F C^*(ln2) = (7.2X10^3)X(100X10^{-6})X(ln2) = 0.5(sec)$

(4) In figure 3c, the current follows the charging path after the second charging ($e \rightarrow a \rightarrow b \rightarrow c \rightarrow d \rightarrow g$) to calculate the charging time t_2 after the second charging (considering the internal resistance of the diode $R_D=5\Omega$).

 $t_2 = (R_E + R_D)^*C^*ln2 = (7.2X10^{-6} + 5)\Omega X(100X10^{-6}F)X(ln)$

2)=0.5(sec)

(5) The output pulse wave excluding the first charging is shown in figure 3d. The period T and frequency f are calculated as followings.

 $T=t_1+t_2=0.5+0.5=1$ (sec)

- f=1/T=1/(1sec)=1 (Hz)(6) Connect the output pulse wave (digital pulse wave)
 - of figure 2d to the 14th pin of IC74191 in figure 1.

V. The digital logic conversion of the intermittent operation control system:

- (1) When the output of the logic IC74191 is $Q_3Q_2Q_1Q_0=\phi\phi\phi\phi_{(2)}=0_{(10)}$, then the output of J-K flip-flop is shown in figure 6a. For the J-K flip-flop, when <u>PR</u> and <u>CL</u> are / (high potential) simultaneously, then the output will maintain the previous state. Because the front output of the J-K flip-flop is ϕ (low potential), therefore the output of this trigger is still the same as ϕ (low potential).
- (2) When the output of the logic IC74191 is $Q_3Q_2Q_1Q_0=\phi//\phi_{(2)}=6_{(10)}$, then the output of J-K flip-flop is shown in figure 6b. For the J-K flip-flop, when the case of <u>PR</u>=/ and <u>CL</u>= ϕ occur, then the output of this trigger is ϕ (low potential).
- (3) When the output of the logic IC74191 is $Q_3Q_2Q_1Q_0=\phi///_{(2)}=7_{(10)}$, then the output of J-K flip-flop is shown in figure 6c. For the J-K flip-flop, when the case of <u>PR</u>= ϕ and <u>CL</u>=/ occur, then the output of this trigger is / (high potential).
- (4) When the output of the logic IC74191 is $Q_3Q_2Q_1Q_0=/\phi/\phi_{(2)}=10_{(10)}$, then the output of J-K flip-flop is shown in figure 6d. For the J-K flip-flop, when <u>PR</u> and <u>CL</u> are / (high potential) simultaneously, then the output will maintain the previous state. Because the front output of the J-K flip-flop is / (high potential), therefore the output of this trigger is still the same as / (high potential).
- (5) When the output of the logic IC74191 is

 $Q_3Q_2Q_1Q_0=//\phi/_{(2)}=13_{(10)}$, then the output of J-K flip-flop is shown in figure 6e. For the J-K flip-flop, when <u>PR</u> and <u>CL</u> are / (high potential) simultaneously, then the output will maintain the previous state. Because the front output of the J-K flip-flop is / (high potential), therefore the output of this trigger is still the same as / (high potential).

(6) When the output of the logic IC74191 is $Q_3Q_2Q_1Q_0=///\phi_{(2)}=14_{(10)}$, then the output of J-K flip-flop is shown in figure 6f. For the J-K flip-flop, when <u>PR</u>=/and <u>CL</u>= ϕ occur, then the output of this trigger is ϕ (low potential).

(7) When the output of the logic IC74191 is

 $Q_3Q_2Q_1Q_0=////_{(2)}=15_{(10)}$, then the output of J-K flip-flop is shown in figure 6g. For the J-K flip-flop, when <u>PR</u> and <u>CL</u> are / (high potential) simultaneously, then the output will maintain the previous state. Because the front output of the J-K flip-flop is ϕ (low potential), therefore the output of this trigger is still the same as ϕ (low potential).

(8) Combining the descriptions of points (1) ~ (7) above can be shown in figure 5. Figure 5 represents the relationship between the J-K flip-flop and the pulse wave.



Fig.5 The relationship diagram between the pulse wave and the output of J-K flip-flop

Fig.5 The relationship diagram between the pulse wave and the output of J-K flip-flop







case of $Q_3 Q_2 Q_1 Q_0 = \phi \phi \phi \phi_{(2)} = 0_{(10)}$

(keep the original condition)





Fig.6c The output of J-K flip-flop in the case of $Q_3 Q_2 Q_1 Q_0 = \phi / / /_{(2)} = 7_{(10)}$ (high potential)

 Q_2 Q_0 =ø =/ =Ø J=K=/ PR NAND 1 CK NAND 2 K T ø Ø

Fig.6d The output of J-K flip-flop in the case of $Q_3 Q_2 Q_1 Q_0 = /\phi / \phi_{(2)} = 10_{(10)}$ (keep the original condition)





Fig.6e The output of J-K flip-flop in the case of $Q_3Q_2Q_1Q_0=//\phi/_{(2)}=13_{(10)}$ (keep the original condition)





Fig.6g The output of J-K flip-flop in the case of $Q_3Q_2Q_1Q_0=///_{(2)}=15_{(10)}$ (keep the original condition)

Fig.6 The logic change diagrams of the intermittently operation system

VI. The logic circuit principle of a 2-bit common anode 7-segment LED display.

(1) When the output of logic IC74191 is Q_3Q_2 $Q_1Q_{0(2)}=\phi\phi/\phi_{(2)}=2_{(10)}$, how to display "2" on the 7-segment LED display in figure 7a with Arabic numerals that humans can understand. In figure 7a, the logic IC7483 is a 4-bit binary full adder. $S_3S_2S_1S_0+B_3B_2B_1B_0=S_3^{"}S_2^{"}S_1^{"}S_0^{"}$

 $(\phi\phi/\phi_{(2)}+\phi\phi\phi\phi_{(2)}=\phi\phi/\phi_{(2)})$. IC7447(a) and the trailing 7-segment LED display are used to display the position of the ten's place. IC7447(b) and the trailing 7-segment LED display are used to display the position of the one's place.

- (2) When the output of logic IC74191 is Q_3Q_2 $Q_1Q_{0(2)}=/\phi\phi/_{(2)}=9_{(10)}$, how to display "9" on the 7-segment LED display in figure 7b with Arabic numerals that humans can understand. $S_3S_2S_1S_0$ + $B_3B_2B_1B_0=S_3^{"}S_2^{"}S_1^{"}S_0^{"}$ (/ $\phi\phi$ /₍₂₎+ $\phi\phi\phi\phi$ (2)=/ $\phi\phi$ /₍₂₎)
- (3) When the output of logic IC74191 is Q_3Q_2 $Q_1Q_{0(2)}=//\phi\phi_{(2)}=12_{(10)}$, how to display "12" on the 7-segment LED display in figure 7c with Arabic numerals that humans can understand. $S_3S_2S_1S_0$ + $B_3B_2B_1B_0=S_3^{"}S_2^{"}S_1^{"}S_0^{"}$ (// $\phi\phi_{(2)} + \phi$ // $\phi_{(2)} = \phi\phi$ / $\phi_{(2)}$)
- (4) When the output of logic IC74191 is Q_3Q_2 $Q_1Q_{0(2)}=///(_{(2)}=15_{(10)}$, how to display "15" on the 7-segment LED display in figure 7d with Arabic numerals that humans can understand. $S_3S_2S_1S_0+$

 $B_{3}B_{2}B_{1}B_{0}=S_{3}''S_{2}''S_{1}''S_{0}'''(////(2)+\phi/\phi/(2))=\phi/\phi/(2)).$



in the case of $Q_3Q_2Q_1Q_0 = \phi \phi / \phi_{(2)} = 2_{(10)}$



Fig.7b The logic diagram of the timing display in the case of $Q_3Q_2Q_1Q_0=/\phi\phi/_{(2)}=9_{(10)}$



Fig.7 The logic diagram of the timing display



Fig. 8 When the output of IC 7476 is ϕ (low potential), then the AC motor stops



Fig. 9 When the output of IC 7476 is / (high potential), then the AC motor runs

VII. The principle of the AC motor

(1) Calculate the negative terminal voltage V. (V. =V₂) of the operational amplifier in figure 8 and figure 9 using the voltage division rule.

$$V_{-}(V_2) = 13V * \frac{1K\Omega}{(15+1)K\Omega} = 0.8V - 0$$

- (2) Because the output of logic IC7476 in figure 8 is Q=Ø (low potential), therefore the positive terminal voltage of the operational amplifier is V₊(V₃)=0 (volt). Because (V₊=V₃=0 v)< (V₋=V₂=0.82 v), then the output voltage V₆ of the operational amplifier is negative [V₆ (V_{out})=-13v]. At the same time, the BJT transistor is closed and the relay is also closed (that is, normally open). The AC current is interruption and the AC motor also stops.
- (3) Because the output of the logic IC7476 in figure 9 is Q=/ (high potential), therefore the positive terminal voltage of the operational amplifier is V₊=V₃=2.1v. Because of (V₊= V₃=2.1v) >(V₋=V₂= 0.82v), then the output voltage V₆ is positive [V₆(V_{out})=13v].
- (4) Assuming that the BJT transistor in figure 9 is operating in the saturation region, then the threshold voltage between bas B and emitter E is V_{BE}=0.8v and the voltage between collector C and emitter E is V_{CE}=0.2v. This paper follows the circuit 6→ B → E→ g and obey the Kirchhoff's voltage law to calculate the current.

 V_6 - I_BR_B - V_{BE} - I_C *0.2K Ω =0

 \Rightarrow 13-I_B*5KΩ-0.8-I_C*0.2=0----2

(5) In figure 9, follow the loop $d \rightarrow e \rightarrow C \rightarrow E \rightarrow g$ and obey the Kirchhoff's voltage law to calculate the current I_C .

 V_{CC} - I_{C} *1 $k\Omega$ - V_{CE} - I_{C} *0.2 $K\Omega$ =0

VIII. The experiment data (The truth table)

 \Rightarrow 13v-I_C*(1+0.2)K Ω -0.2v=0------3

⇔ I_C=10.67mA------@

In the calculation process of formula \Im , 1K Ω is an approximate value representing the impedance of the induction coil inside the relay. Substitute equation \Im into \Im to calculate the current I_B:

13-I_B*5-0.8-10.67*0.2=0

=> I_B=2mA------อ

- (6) Because of $(I_C=10.67 \text{mA}) < (\beta I_C=150^*2 = 300 \text{mA})$, therefore it can be confirmed that the BJT transistor is operating in the saturation region and the previous assumption $V_{BE}=0.8v$ is correct.
- (7) The function of the BJT transistor in figure 9 is similar to an electronic switch. When the BJT transistor is turned on, then the collector current I_c starts to flow (Assume that the current I_c through the collector is approximately equal to the current I_E through the emitter E). Although there will be some errors in such assumptions, but these errors are tolerable.
- (8) The relay in figure 9 has been routed. Because the I_C current passes the internal electric induction coil to generate magnetism and attracts the H-shaped cast iron to the ca end, therefore the ca end can be current. Because the ca terminal can pass the current, therefore the right side of the relay becomes a closed loop. The AC power can enter the AC motor completely to make the motor run. A diode is connected to the outside of the relay to protect the coil from the reverse flow of I_C current.

selection of SW1	selection of freguency	selection of SW2	state of motor	the number displayed on the LED	time of operation
555 oscillator	f = 1 Hz (fixed)	up	running	7,8,9,10,11,12,13	7 (sec)
			stop	14,15,0,1,2,3,4,5,6	9 (sec)
		down	running	7,6,5,4,3,2,1,0,15	9 (sec)
			stop	14,13,12,11,10,9,8	7 (sec)
function generator (F.G.)	f ₁ = 0.5 Hz (T ₁ = 2 sec)	up	running	7,8,9,10,11,12,13	14 (sec)
			stop	14,15,0,1,2,3,4,5,6	18 (sec)
		down	running	7,6,5,4,3,2,1,0,15	18 (sec)
			stop	14,13,12,11,10,9,8	14 (sec)
	f ₂ = 0.667 Hz (T ₂ = 1.5 sec)	up	running	7,8,9,10,11,12,13	10.5 (sec)
			stop	14,15,0,1,2,3,4,5,6	13.5 (sec)
		down	running	7,6,5,4,3,2,1,0,15	13.5 (sec)
			stop	14,13,12,11,10,9,8	10.5 (sec)
	f ₃ = 1.25 Hz (T ₃ = 0.8 sec)	up	running	7,8,9,10,11,12,13	5.6 (sec)
			stop	14,15,0,1,2,3,4,5,6	7.2 (sec)
		down	running	7,6,5,4,3,2,1,0,15	7.2 (sec)
			stop	14,13,12,11,10,9,8	5.6 (sec)

Table 1. The truth table

IX. The photo. of completed device



Fig. 10 The photo. of completed device

X. Conclusion

 There is a resistance of 200Ω between the emitter
(E) and ground (g) of the BJT transistor in figure 8 and figure 9. The resistance of 200Ω is regarded as a current limiting resistance to present excessive current from passing through the BJT transistor and burn down the transistor.

XI. Reference

- Professor Dai Z. F., (1986), "Design of stepping motor high speed operation control circuit", Journal of technology, volume 1 number 3, June, page 103~113.
- (2) Li H. K., (1985), "AC motor starter and control device", Machinery monthly magazine publishing, number 115, February, page 80~84.
- (3) Zhuang Y. Y., (1990), "Combined characteristics of AC motor and frequency inverter", Machinery monthly magazine publishing, number 178, May, page 162~ 174.

- (4) Xu M. L., (1976), "AC motor (asynchronous motor)", Machinery monthly magazine publishing, number 12, July, page 47~52.
- (5) Xu M. L., (1976), "AC motor -synchronous motor)", Machinery monthly magazine publishing, number 13, August, page 20~23.
- (6) Hu S. P., (2020), "Modulus 16 up and down counter by 555 oscillator", Journal of Technology, volume 35 number 2, June, page 49~56.
- (7) Thomas, L. F., 2010, "Electronic devices (conventional current version)" 8th edition, Taiwan, Chuan Hwa book company.
- (8) Chuan Hwa book company, 2001, "*TTL/IC Exchange table of the world*", 1st edition, Taiwan, page 280, 281, 153, 116, 117, 100, 147, 82, 83, 58, 59, June, Chuan Hwa book company.