HDL Design for Universal Novel Multi Clock Oscillator/Generator Soft Asic Ip Core for – Mega, Giga, Tera, Peta, Exa, Zetta, Yotta, Xona, Weka Clock Frequency Rate Eda Asic/Fpga Cards /Products

Prof. PNVM SASTRY¹, Prof.Dr.D.N.Rao^{2,} Dr.S.Vathsal³ ¹Dean- IT EDA Software, ²Principal ³Dean-R&D & EEE R&D CELL & ECE, JBREC, JBREC, JBIET, Yenkapally, R.R.DISTRICT, HYDERABAD-75, INDIA. ¹Email: shastrypnym@rediffmail.com ²Email:principal_jbr@yahoo.com ³Email:svathsal@gmail.com

Abstract-In Future Electronics, All the Products are 6th Sense based Hi-tech Smart Computing Electronic products and Applications, ASIC,SOC Card based Products and Applications will come to the market, Due to that, I Designed HDL Design for Universal Novel Multi Clock Oscillator / Generator Soft ASIC IP CORE FOR -MEGA, GIGA, TERA, PETA, EXA, ZETTA, YOTTA, XONA, WEKA CLOCK FREQUENCY RATE 6th Technology based All EDA ASIC Smart Computing Products and Applications. This Design Unit Basically Consists of 8:1 Multiplexer and Clock Generators/Oscillators of Giga, Tera, Peta, Exa, Zetta, Yotta, Xona, Weka bits / Second. All these **Clock Frequencies are generated by using Simple** Clock Divider Implemented through Simple Counter based on No of Clock Cycles Required for Each Complete Clock Cycle/Pulse. Suppose for Giga Hertz Speed, $2^{30}/2$ or $10^{9}/2$ Clock cycles required for active low and high clock pulse of 1 Giga Hertz Clock Cycle. Similarly for Tera Hertz Speed $2^{40}/2$ or $10^{12}/2$, Peta Hertz Speed $2^{50}/2$ or $10^{15}/2$, Exa Hertz $2^{60}/2$ or $10^{18}/2$, Zetta Hertz $2^{70}/2$ or $10^{21}/2$, Yotta Hertz $2^{80}/2$ or 10^{24} ,Xona Hertz $2^{90}/2$ or 10^{27} ,Weka Hertz $2^{100}/2$ or 10^{30} clock cycles require for all new innovative future generated. Advanced **High Computing Electronic Products/Applications** like wireless, telecom, automation, consumer, medical, graphics. Data Bus Communication and Networking, Avionics, Aerospace, Automotive, Cloud and Internet Supercomputing, Cluster and Super Grid Computing. Programming Done by using VHDL and Verilog HDL Languages. Software **Design Implementation through Xilinx ISE 9.2 i IDE** Hi-tech Engineering Software Design Tool/Altera Quartus II Development Tool. Testing and Design Reconfiguration / Debugging Implementation Done by FPGA SPARTAN III /Altera Stratix II **Development Board.**

Keywords—EDA Electronic Design Automation, HDL Hardware Description ASIC-Language, Application for Specific Integrated Circuit, ISE- Integrated Software Environment, IDE Integrated Development Environment.

I.INTRODUCTION

Clock Oscillator/Generator is continuous/Discrete periodic pulse generator for generate specific possible number of Pulse Events in the form of pulses for performance of particular operation. It is the Heart of every Electronic Product / Applications Either Digital /Analog. Clock Oscillator design Derived from Digital Oscillators / Generators like Damped, Under Damped, Damped Triggered Oscillator Models for over generation of clock frequency oscillations. This is an important component for processing and controlling of signals in Electronic Design Automation based signals and system Software and Hardware Products and Applications. A common layman can understand that every Hi-tech Digital electronic design / product / application require Clock Oscillator for synchronizing, processing, controlling signals of systems. Simply it is the "Heart of Electronics". This clock oscillator / Generator generates different types of signals like unit step, Square, ramp, impulse, sawtooth, triangular wave based on the different transforming techniques. Now a Days in Modern and Future Electronics Design and Automation products and applications require clock oscillator / generator. Applications like wireless and telecom, Data Communication and Networking, Multimedia communication, Real-time Smart Computing Electronics like cloud, Internet, cluster, super grid computing, Industrial Design Automation Cellular and Mobile ,Hi-tech Consumer and Medical electronics, Graphics and Image, video processing, Avionics/Aerospace, Automotive, Advanced Processor and Controller IP Cores, memory products/Cards etc. clock oscillator /wave form generator suit for Improvement of speed ,processing and controlling of all electronic system products from simple gate to complex SOC's / Cards/Interface Cards. In Future Electronic system products are 6th Sense Electronics based Hi-tech Smart Computing products due to that I designed Universal Clock Oscillator for generation of clock frequencies of Mega, Giga, Tera, Peta, Exa, Zetta, Yotta, Xone, Weka bits per second speed for all 6th sense based electronic system products and applications for Improvement of speed and performance.

I Designed and Developed RTL Design and Logic Architectures and HDL Soft IP Cores Development using VHDL and Verilog HDL for New Innovative Mega, Giga, Tera, Peta, Exa, Zetta, Yotta, Xona,

Wetta Hertz oscillators based on different clock cycles. This Design Unit Basically Consists of 8:1 Multiplexer and Clock Generators/Oscillators of Giga, Tera, Peta, Exa, Zetta, Yotta, Xona, Weka bits / Second. All these Clock Frequencies are generated by using Simple Clock Divider Implemented through Simple Counter based on No of Clock Cycles Required for Each Complete Clock Cycle/Pulse. Suppose for Giga Hertz Speed, 2³⁰/2 or 10⁹/2 Clock cycles required for active low and high clock pulse of 1 Giga Hertz Clock Cycle. Similarly for Tera Hertz Speed $2^{40}/2$ or $10^{12}/2$, Peta Hertz Speed $2^{50}/2$ or $10^{15}/2$, Exa Hertz $2^{60}/2$ or $10^{18}/2$, Zetta Hertz $2^{70}/2$ or $10^{21}/2$, Yotta Hertz $2^{80}/2$ or 10^{24} , Xona Hertz $2^{90}/2$ or 10^{27} , Weka Hertz $2^{100}/2$ or 10^{30} clock cycles. This clock acts as a driver for every electronic system / Oscillators product. Clock mainly used for Randomizers for generation of Random frequencies for speed Improvement.

II. ARCHITECTURES

A) HDL Design ARCHITECTURES for Mega, Giga, Tera, Peta, Exa, Zetta, Yotta, Xona, Weka bits per second Clock Frequency Generators / Oscillators



Description: This Design Unit Consists of 9:1 Multiplexer, Digital Clock Oscillator for generating and selection of different clock frequencies like Mega, Giga, Tera, Peta, Exa, Zetta, Yotta, Xona, Weka bits per second speed. These Clock Oscillators mainly used for new innovative-Future-Generatedmega,Giga,Tera,Peta,Exa,Zetta,Yotta, Xona, Weka Electronic Development FPGA,ASIC Boards/Cards. Based on the Number of Clock Cycles and generate different oscillator frequencies for Mega, Giga, Tera, Peta, Exa, Zetta, Yotta, Xona, and Weka Hertz Range.



B) DETAILED ARCHITECTURE s[3:0]

Figure 2. Novel Universal Multi Clock Generator Detailed Arc.

III.EDA-SOFTWARE-VLSI-ICDESIGN FLOW



Figure 3. VLSI IC DESIGN FLOW

IV. FPGA DESIGN FLOW REPORTS

 $\label{eq:A} \textbf{A} \textbf{)} \quad \textbf{SIMULATION} \quad \textbf{REPORT} \quad \textbf{Universal} \quad \textbf{Clock} \\ \textbf{Generator} \\$



Figure 4. Simulation Report-Clock



Figure 5. Simulation Report-Multi Clock

B) RTL DESIGN BLOCK-Multi Clock Oscillator



Figure 6. Multi Clock Oscillator RTL Design

C) RTL SCHEMATIC DESIGN BLOCK



Figure 7. Multi Clock Oscillator Schematic

 $\label{eq:D} D) \quad \text{RTL SCHEMATIC INTERNAL LOGIC-Multi} \\ \text{Clock}$



Figure 8. Multi Clock Schematic

 $\label{eq:E} E) \mbox{ FPGA PLACED DESIGN REPORT-Multi} Clock$



Figure 9. Multi Clock Oscillator Placed Design F) FPGA ROUTED DESIGN REPORT



Figure 10. Multi Clock Routed Design Report

G) SYNTHESIS REPORT

	===================
HDL Synthesis Report	
Macro Statistics	
# Adders/Sub tractors	:1
100-bit adder	:1
# Counters	:2
100-C counter	:1
8-bit up counter	:1
# Registers	:1
1-bit register	:1
# Comparators	:10
8-bit comparator less equal	:10
	======
Final Register Report	
Macro Statistics	
# Registers	: 109
Flip-Flops	: 109

H) STA REPORT

Data Sheet report:

All values displayed in nanoseconds (ns) Clock clockin to Pad
clk (edge) Clock Destination to PAD Internal Clock(s) Phase
clockout 8.481(R) clockin_BUFGP 0.000
Clock to Setup on destination clock clockin
Src:Rise Src:Fall Src:Rise Src:Fall Source Clock Dest:Rise Dest:Rise Dest:Fall Dest:Fall
Clockin 12.051

V. CONCLUSION:

The AIM of Designed Universal Clock Oscillator is for 6th Sense Technology Based all latest and future Hi-tech Smart Computing Embedded & VLSI Products and Applications and also latest Tera,Peta,Exa,Zetta,Yotta,Xona,Weka

Cards/Boards/SOC's. The Intention of Design is for provide Very High Speed and Performance and High

Quality and Reliability Electronic Boards/Cards/SOC's, Products and Applications.

VI. FUTURE SCOPE:

Suit for Future Generated Smart Electronic Products and Applications, latest Advanced Hi-Speed Electronic Cards.

VII. REFERENCES

Bibliography



Prof.P.N.V.M Sastry Currently working with а Capacity of Dean- IT EDA Software – R&D CELL & ECE DEPARTMENT, He Did Master Degree In Science-MS Electronics, Under Department Sciences, College Of Of Science & Technology AU -1998.Did PG Diploma In VLSI

Design From V3 Logic Pvt Ltd B'Lore-2001, Did M.Tech (ECE) From IASE Deemed University-2005. Currently Pursuing (PhD)-ECE(VLSI) , JNTU Hyderabad -2012, Over Past 16 years of Rich Professional Experience with Reputed IT Software Industrial MNC's, Corporate -CYIENT (INFOTECH), ISITECH as a world top keen IT Industrial Software Specialist - World Top Software Engineering Team Leader(Level 6) Eng-Eng- HCM Electronics Vertical Program Manager & _ MFG I/C,EDS,BT,NON BT Embedded Software ,Avionics & Automotive Hi-tech Software Engineering Verticals & Departments , Program Lead Embedded & VLSI & Engineering Delivery Manager IT Semiconductor Software Engineering Vertical ,at ISiTECH , also worked with Govt R&D, Industrial Organizations, Academic Institutions of Comparative Designations & Rolls . His Areas Of Interest are VLSI -VHDL, Verilog HDL, FPGA & Embedded Software Product ASIC, Architectures Design & Coding Development .He mentored & Architecting Various Real Time, R&D .Industrial Projects/Products related to VLSI & Embedded System Software & Hardware. His Key Achievements are Participated Various Top Class International IT MNC Delegates Board Meetings, IT Software MNC Board Meetings(Tier1/2 Level MRM-VP,COO Level), Guided R&D, Industrial, Academic Projects /Products -VLSI-ASIC,FPGA & Embedded & Embedded, VLSI Software Project &/ Program Management & Also Coordinated Various In House & External IT Project Workshops & Trainings At CYIENT(INFOTECH) as a I/C- MFG Eng Software Vertical, Also Participated Various National R&D Workshops, FESTS, FDP's &Seminars. Recently He Published Various national & International Journals



Dr. D.N Rao B.Tech, M.E, PhD, principal of JBREC, Hyderabad. His carrier spans nearly three decades in the field of administration, teaching, R&D, and other diversified in-depth experience in academics and administration. He has

actively involved in organizing various conferences and workshops. He has published over 11 international journal papers out of his research work. He presented more than 15 research papers at various national and international conferences. He is Currently approved reviewer of IASTED International journals and conferences from the year 2006. He is also guiding the projects of PG/Ph.D students of various universities



Dr.Srinivasan Vathsal Obtained B.Tech-EEE in 1968 from Madras University. He got M.E in EEE from BITS Pilani in 1970. He Obtained Ph.D. from School Of Automation, I.I.S.C, and Bangalore in 1974. He Did Two Year Post Doctoral Research in DFVLR, Germany & NASA

Goddard Space Flight Centre, USA. Under NRC NASA research fellowship for another two years .He has closely worked with Dr.A.P.J Abdul Kalam in Project SLV of Vikram Sarabhai Space Centre for four years in the mission analysis group. On return from USA he worked in DRDL, Hyderabad as Scientist E, F & G. also Head of Non Destructive Evaluation Division, and officer In-Charge-Joint Advanced Technology Program, Indian Institute of Science. He also worked with Various Academic Institutions as a Professor, Dean of Science & Humanities & Director Energy Center for One Year. He has worked as Principal of Bhaskar Engineering College, Hyderabad for 2-years. Currently he is Professor & Dean (R&D)-JBIET, Hyderabad.

He has published 80 Technical papers in national & international journals & conferences. He is chief Editor of international journal Intelligent Automation (IJIA), from Korea. He is Chief Editor of JBIET Research Review which is JBIET quarterly Journal. He is life senior member of IEEE .He is fellow IETE and Aeronautical society of India. He is also life member of System society on India, Instrument society of India and Astronautically Society of India.

Recently he delivered Invited lecture in University of Minnesota, Minneapolis USA.on Application of Kalman filtering for Power Electronics and Power systems. He has guided 5 PhD Students and currently guiding 8 PhD students.